This PDF file includes i) description of theoretical model and ii) extended data
quantum dot-based memory capacitive systems demonstrating the pulse counting capability.
First of all, we note that these structures are three-terminal floating gate transistor-like devices in which the gate voltage and side coupled QDs control the current through the quantum constriction (wire). The current through the wire is calculated using the LandauerButtiker formalism as
where v n is the electron velocity given byh 
In the linear approximation, the quantum dot charge −en dot and the gate voltage V g shift the transverse subbands energies according to E 0 n =Ẽ 0 n + α 0 n dot − η 0 V g , where α 0 and η 0 are constants andẼ 0 n are the transverse subbands energies at n dot = 0 and V g = 0.
The evolution of n dot is described by a phenomenological rate equation
where τ i (i = r, d, c) are the time constants for the reset, discharging and charging processes,
and ∆ i = i + α i n dot − η i eV g is the energy difference associated with process i. Here, i
S2
is the threshold energy for the process i; η i and α i are the gate efficiencies and Coulomb interaction constants for this process, and e, the electron charge. According to our experimental observations, the QD charge has no significant effect on the charging and discharging thresholds. Therefore, we stick to the approximation α d = α c = 0, η d = η r = 1. Moreover, the expression for the charging gate efficiency is taken in the form
where c ef f is the relative quantum capacitance of the channel that depends on n dot as
with G(x) = 1 + 2/π arctan(x/δ). This form of c ef f accounts for the memcapacititive bistability observed experimentally. If the capacitance bistability of the channel is sufficiently large and τ r τ d then the reset term in Eq. (3) provides a fast discharge of the dot (triggered by certain conditions). This form of C ef f accounts for the bistability observed in the C-V g -curve (see Figure 1 (c) of the maintext). The bistable capacitance originates from the changing quantum capacitance when charging the QDs. The total gate-channel capacitance can be approximated by the series combination of the geometrical capacitance C geo and the quantum capacitance C q (see Figure S1 (a)) and follows as S1-S3
The geometrical capacitance per unit area is determined by the distance, d, between the gate and the channel, C geo = /d ( : dielectric constant), and does not depend on V g . The
S3
quantum capacitance is defined as
with m * being the effective mass, e the elementary charge, E i the energy of the quantized i-th 2-DEG subband, µ c the electrochemical potential of the channel, and k b T the thermal energy. For E i >> µ c and E i << µ c , the quantum capacitance is negligible or takes the value of the numerator, respectively. In either case, C q is constant and independent of V g . Within the range E i ≈ µ c , µ c can be approximated as µ c = eβV g S4 and the energy difference
follows as E i − µ c = E i − eβV g leading to a gate voltage-dependent quantum capacitance (see Eq. (7)). Due to the Coulomb interaction of the QDs localized charges, the energy difference
is further lifted by charging the QDs and becomes
number of electrons on the quantum dots and α can be determined by α = e/C, where C is the effective capacitive coupling between the QDs and the channel. Including this energy difference in Eq. (7) leads to the C q -V g -dependency
Combining Eqs. (6) and (8) 
where a saturation value of n dot , n c , is introduced.
Taking into account the sharp bistability of the capacitance (δ → 0 in Eq. (5)) and neglecting the reset process in Eq. (3), one can find N max defined as the maximum number of full sweeps without reset before a charging event (that counts as an additional cycle). 
wherer a represents the floor value of a real number a. The extended data Fig. S2A presents N max as a function of relevant parameters. It's interesting that in the limit ∆n/n c → 0 the system evolves within a perpetual single loop as the charging event will be triggered after every discharge.
In the limit ∆n/n c → 1 and T → 0 (in this case f (x) → Y (x)), the number of S-cycles before reset can be obtained from the condition that triggers the reset in Eq. (3) α r n c exp − N + 1 2
The total number of gate voltage sweeps in one super-cycle (including all S-cycles and R-cycle) is N P = N S + 1. The probability to observe an R-cycle can be thus written as
The probability P is plotted in the extended data fig. S2B -E for various values of α r n c .
According our model, for an arbitrary ∆n/n c , a reset after N S complete S-cycles will occur
In the opposite case of N max − N S < 0, there will be no R-cycles.
The threshold values of V gm corresponding to transitions between super-cycle periods 
where 
